RFQ/BOM 0 登入 / 注册

选择您的位置

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

图片仅供参考.
有关产品详细信息,请参阅产品规格。

社交媒体

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

订单满$200即可获赠限量版中式礼品一份.

订单满$200即可获赠限量版中式礼品一份.

订单金额超过 1000 美元可减免 30 美元运费.

超过 5000 美元的订单可免运费和交易费.

这些优惠适用于新客户和现有客户,有效期为2024年1月1日至2024年12月31日.

  • 制造商:

    Xilinx

  • 规格书:

    XC3042-100PG132B datasheet

  • 包装/箱:

    PGA

  • 产品分类:

    图像传感器,摄像头

  • RoHS Status: RoHS 状态 Lead free/RoHS Compliant

现在提交您的报价请求,我们期望在 四月 28, 2024内提供报价。现在就下订单,我们期望在 五月 01, 2024内完成交易。时间是格林威治标准时间+8:00。

送货:
fedex ups ems dhl other
支付 :
jcb American express tt discover paypal

库存:15 PCS

我们的承诺是在12小时内提供及时的报价。如需进一步帮助,请联系我们: sales@censtry.com.

XC3042-100PG132B 产品详情

Features

● Enhanced,high performance FPGA family with five device types

   - lmproved redesign of the basic xc3000 FPGA farmily

   - Logic densities from 1,0o0 to 6,000 gates

   - Up to 144 user-definable l/Os

● Superset of the industry-leading xC3000 family

   - ldentical to the basic xc30oo in structure, pin out, design methodology,and software tools

   - 100% compatible with all XC3000, XC3000L, and XC3100A bitstreams

   - lmproved routing and additional features

● Additional programmable interconnection points (PIPs)

   - lmproved access to longlines and CLB clock enable inputs

   - Most efficient xC30o0-class solution to bus-oriented designs

● Advanced o.8u and 0.6u CMos static memory technology

   - Low quiescent and active power consumption

● Performance specified by logic delays, faster than corresponding xc30o0 versions

● XC3000A-specific features

   - 4 mA output sink and source current

   - Error checking of the configuration bitstream

   - Soft startup starts all outputs in slew-limited mode upon power-up

   - Easy migration to the xC3400 series of HardWire mask programmed devices for high-volume production.

Description

The xc3000A family offers the following enhancements over the popular xC3000 family:

The xC300oA family has additional interconnect resources to drive the l-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline.These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration,the xC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls lNIT Low.

When the configuration process is finished and the device starts up in user mode,the first activation of the outputs is automatically slew-rate limited. This feature,called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously.After start-up,the slew

rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000,XC3100 or

XC3100A device configures an XC3000A device exactly the same way.

image.png


Request a quote XC3042-100PG132B at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of XC3042-100PG132B in stock for sale, check stock quantity and pricing, view product specifications, and order contact us:sales@censtry.com.
The price and lead time for XC3042-100PG132B depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.

XC3042-100PG132B

XC3042-100PG132B 相关产品